

Refine Search

Search Results -

Term	Documents
(13 AND 9).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	0
(L13 AND L9).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	0

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

L15

Refine Search

Recall Text

Clear

Interrupt

Search History

DATE: Tuesday, May 10, 2005 [Printable Copy](#) [Create Case](#)

Set Name Query

side by side

Hit Count Set Name

result set

DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

<u>L15</u>	L13 and 19	0	<u>L15</u>
<u>L14</u>	L13 and 18	12	<u>L14</u>
<u>L13</u>	L12 and 13	29	<u>L13</u>
<u>L12</u>	fill\$4 near4 buffer\$1	19940	<u>L12</u>

DB=PGPB,USPT; PLUR=YES; OP=OR

<u>L11</u>	17 and 19	2	<u>L11</u>
<u>L10</u>	17 and 18	49	<u>L10</u>
<u>L9</u>	(711/123-125)![CCLS]	549	<u>L9</u>
<u>L8</u>	(712/2-300)[CCLS]	10947	<u>L8</u>

DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

<u>L7</u>	L6 and 13	74	<u>L7</u>
<u>L6</u>	L5 and buffer\$5	8826	<u>L6</u>
<u>L5</u>	instruction\$1 near4 cache\$1	14168	<u>L5</u>

<u>L4</u>	L2 near8 (select\$7 or multiplex\$5 or mux or sel) near15 (configur\$6)	16	<u>L4</u>
<u>L3</u>	L2 near8 (select\$7 or multiplex\$5 or mux or sel)	515	<u>L3</u>
<u>L2</u>	(map\$6) near6 instruction\$1	7845	<u>L2</u>
<u>L1</u>	(map\$6) near6 instruciton\$1	0	<u>L1</u>

END OF SEARCH HISTORY


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "((((buffer*, fifo*) <and> cache*)<in>metadata)<and>(((buffer*, fifo*) <and>..."

e-mail

Your search matched 34 of 50 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» [View Session History](#)» [New Search](#)

» Key

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search

☐ Check to search only within this results set
Display Format: ☒ Citation ☐ Citation & Abstract

Select

Article Information



1. Using cache mechanisms to exploit nonrefreshing DRAMs for on-chip memories

Lee, D.D.; Katz, R.H.;
Solid-State Circuits, IEEE Journal of
Volume 26, Issue 4, April 1991 Page(s):657 - 661
[AbstractPlus](#) | Full Text: [PDF](#)(380 KB) IEEE JNL.



2. The evolution of instruction sequencing

Krick, R.F.; Dollas, A.;
Computer
Volume 24, Issue 4, April 1991 Page(s):5 - 15
[AbstractPlus](#) | Full Text: [PDF](#)(1044 KB) IEEE JNL.



3. Evaluating associativity in CPU caches

Hill, M.D.; Smith, A.J.;
Computers, IEEE Transactions on
Volume 38, Issue 12, Dec. 1989 Page(s):1612 - 1630
[AbstractPlus](#) | Full Text: [PDF](#)(1564 KB) IEEE JNL.



4. A case for direct-mapped caches

Hill, M.D.;
Computer
Volume 21, Issue 12, Dec. 1988 Page(s):25 - 40
[AbstractPlus](#) | Full Text: [PDF](#)(1992 KB) IEEE JNL.



5. Exploring virtual network selection algorithms in DSM cache coherence protocols

Chaudhuri, M.; Heinrich, M.;
Parallel and Distributed Systems, IEEE Transactions on
Volume 15, Issue 8, Aug. 2004 Page(s):699 - 712
[AbstractPlus](#) | Full Text: [PDF](#)(1576 KB) IEEE JNL.



6. Isolating short-lived operands for energy reduction

Ponomarev, D.; Kucuk, G.; Ergin, O.; Ghose, K.;
Computers, IEEE Transactions on
Volume 53, Issue 6, June 2004 Page(s):697 - 709
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(1456 KB) IEEE JNL.

- ☐ 7. **Design, Implementation, and performance evaluation of a detection-based adaptive block replacement**
Jongmoo Choi; Noh, S.H.; Sang Lyul Min; Eun-Yong Ha; Yookun Cho;
Computers, IEEE Transactions on
Volume 51, Issue 7, July 2002 Page(s):793 - 800
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(1673 KB\)](#) IEEE JNL
- ☐ 8. **Hardware and software cache prefetching techniques for MPEG benchmarks**
Zucker, D.F.; Lee, R.B.; Flynn, M.J.;
Circuits and Systems for Video Technology, IEEE Transactions on
Volume 10, Issue 5, Aug. 2000 Page(s):782 - 796
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(284 KB\)](#) IEEE JNL
- ☐ 9. **Tag overflow buffering: an energy-efficient cache architecture**
Loghi, M.; Azzoni, P.; Poncino, M.;
Design, Automation and Test in Europe, 2005. Proceedings
7-11 March 2005 Page(s):520 - 525 Vol. 1
[AbstractPlus](#) | Full Text: [PDF\(256 KB\)](#) IEEE CNF
- ☐ 10. **Out-of-Order Commit Processors**
Cristal, A.; Ortega, D.; Llosa, J.; Valero, M.;
High Performance Computer Architecture, 2004. HPCA-10. Proceedings. 10th International Symposium on
14-18 Feb. 2004 Page(s):48 - 48
[AbstractPlus](#) | Full Text: [PDF\(320 KB\)](#) IEEE CNF
- ☐ 11. **Using Virtual Load/Store Queues (VLSQs) to Reduce the Negative Effects of Reordered Memory Instru**
Jaleel, A.; Jacob, B.;
High-Performance Computer Architecture, 2005. HPCA-11. 11th International Symposium on
12-16 Feb. 2005 Page(s):191 - 200
[AbstractPlus](#) | Full Text: [PDF\(200 KB\)](#) IEEE CNF
- ☐ 12. **Checkpointed Early Load Retirement**
Kirman, N.; Kirman, M.; Chaudhuri, M.; Martinez, J.F.;
High-Performance Computer Architecture, 2005. HPCA-11. 11th International Symposium on
12-16 Feb. 2005 Page(s):16 - 27
[AbstractPlus](#) | Full Text: [PDF\(168 KB\)](#) IEEE CNF
- ☐ 13. **The Aquarius-IIU system**
Busing, D.R.; Srin, V.P.; Smine, G.E.; Carlton, M.J.; Despain, A.M.;
Systems Integration, 1990. Systems Integration '90., Proceedings of the First International Conference on
23-26 April 1990 Page(s):38 - 46
[AbstractPlus](#) | Full Text: [PDF\(756 KB\)](#) IEEE CNF
- ☐ 14. **SMART (strategic memory allocation for real-time) cache design using the MIPS R3000**
Kirk, D.B.; Strosnider, J.K.;
Real-Time Systems Symposium, 1990. Proceedings., 11th
5-7 Dec. 1990 Page(s):322 - 330
[AbstractPlus](#) | Full Text: [PDF\(828 KB\)](#) IEEE CNF
- ☐ 15. **Programming, compiling and executing partially-ordered instruction streams on scalable shared-men**
Probst, D.K.;
System Sciences, 1994. Vol. I: Architecture, Proceedings of the Twenty-Seventh Hawaii Internation Conferen
Volume 1, 4-7 Jan. 1994 Page(s):584 - 593
[AbstractPlus](#) | Full Text: [PDF\(764 KB\)](#) IEEE CNF
- ☐ 16. **Selective victim caching: a method to improve the performance of direct-mapped caches**
Stiliadis, D.; Varma, A.;
System Sciences, 1994. Vol. I: Architecture, Proceedings of the Twenty-Seventh Hawaii Internation Conferen

Volume 1, 4-7 Jan. 1994 Page(s):412 - 421

[AbstractPlus](#) | Full Text: [PDE\(844 KB\)](#) IEEE CNF



17. Performance and design choices of level-two caches

Ju-Ho Tang; Kimming So;

System Sciences, 1994. Vol. I: Architecture, Proceedings of the Twenty-Seventh Hawaii International Conference on
Volume 1, 4-7 Jan. 1994 Page(s):422 - 430

[AbstractPlus](#) | Full Text: [PDE\(648 KB\)](#) IEEE CNF



18. Microarchitecture support for improving the performance of load target prediction

Chung-Ho Chen; Wu, A.;

Microarchitecture, 1997. Proceedings. Thirtieth Annual IEEE/ACM International Symposium on
1-3 Dec. 1997 Page(s):228 - 234

[AbstractPlus](#) | Full Text: [PDE\(652 KB\)](#) IEEE CNF



19. Stride-directed prefetching for secondary caches

Kim, S.; Veidenbaum, A.V.;

Parallel Processing, 1997., Proceedings of the 1997 International Conference on
11-15 Aug. 1997 Page(s):314 - 321

[AbstractPlus](#) | Full Text: [PDE\(856 KB\)](#) IEEE CNF



20. Fetch directed instruction prefetching

Reinman, G.; Calder, B.; Austin, T.;

Microarchitecture, 1999. MICRO-32. Proceedings. 32nd Annual International Symposium on
16-18 Nov. 1999 Page(s):16 - 27

[AbstractPlus](#) | Full Text: [PDE\(156 KB\)](#) IEEE CNF



21. A multithreaded multimedia processor merging on-chip multiprocessors and distributed vector pipelines

Mombers, F.; Mlynek, D.;

Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on
Volume 4, 30 May-2 June 1999 Page(s):287 - 290 vol.4

[AbstractPlus](#) | Full Text: [PDE\(428 KB\)](#) IEEE CNF



22. Dynamic and adaptive cache prefetch policies

Oliver, R.L.; Teller, P.J.;

Performance, Computing, and Communications Conference, 2000. IPCCC '00. Conference Proceedings of the
20-22 Feb. 2000 Page(s):509 - 515

[AbstractPlus](#) | Full Text: [PDE\(468 KB\)](#) IEEE CNF



23. Dead-block prediction & dead-block correlating prefetchers

An-Chow Lai; Fide, C.; Falsafi, B.;

Computer Architecture, 2001. Proceedings. 28th Annual International Symposium on
30 June-4 July 2001 Page(s):144 - 154

[AbstractPlus](#) | Full Text: [PDE\(192 KB\)](#) IEEE CNF



24. An efficient instruction cache scheme for object-oriented languages

Yul Chu; Ito, M.R.;

Performance, Computing, and Communications, 2001. IEEE International Conference on.
4-6 April 2001 Page(s):329 - 336

[AbstractPlus](#) | Full Text: [PDE\(592 KB\)](#) IEEE CNF



25. Power efficient instruction cache for wide-issue processors

Badulescu, A.-M.; Veidenbaum, A.;

Innovative Architecture for Future Generation High-Performance Processors and Systems, 2001
18-19 Jan. 2001 Page(s):12 - 15

[AbstractPlus](#) | Full Text: [PDE\(304 KB\)](#) IEEE CNF



indexed by
Inspec

[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2005 IEEE


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "((((buffer*, fifo*) <and> cache*)<in>metadata)<and>(((buffer*, fifo*) <and>..."

☒ e-mail

Your search matched 34 of 50 documents.

A maximum of 34 results are displayed, 25 to a page, sorted by Relevance in Descending order.

[View Session History](#)[New Search](#)

x Key

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search

☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract

Select Article Information

- ☐ **26. Instruction usage and the memory gap problem**
 Fernandes, E.S.T.; Barbosa, V.C.; Ramos, F.;
 Computer Architecture and High Performance Computing, 2002. Proceedings. 14th Symposium on
 28-30 Oct. 2002 Page(s):169 - 175
[AbstractPlus](#) | Full Text: [PDF](#)(428 KB) IEEE CNF
- ☐ **27. Integrating adaptive on-chip storage structures for reduced dynamic power**
 Dropsho, S.; Buyuktosunoglu, A.; Balasubramonian, R.; Albonesi, D.H.; Dwarkadas, S.; Semeraro, G.; Magkl
 Parallel Architectures and Compilation Techniques, 2002. Proceedings. 2002 International Conference on
 22-25 Sept. 2002 Page(s):141 - 152
[AbstractPlus](#) | Full Text: [PDF](#)(385 KB) IEEE CNF
- ☐ **28. An asynchronous victim cache**
 Hormdee, D.; Garside, J.D.; Furber, S.B.;
 Digital System Design, 2002. Proceedings. Euromicro Symposium on
 4-6 Sept. 2002 Page(s):4 - 11
[AbstractPlus](#) | Full Text: [PDF](#)(397 KB) IEEE CNF
- ☐ **29. Flexible compiler-managed L0 buffers for clustered VLIW processors**
 Gibert, E.; Sanchez, J.; Gonzalez, A.;
 Microarchitecture, 2003. MICRO-36. Proceedings. 36th Annual IEEE/ACM International Symposium on
 3-5 Dec. 2003 Page(s):315 - 325
[AbstractPlus](#) | Full Text: [PDF](#)(295 KB) IEEE CNF
- ☐ **30. CalmADM/spl trade: an audio DSP module based on CalmRISC/spl trade/**
 Joong-Eon Lee; Yun-Hwan Kim; Kyoung-Mook Lim; Jae-Hong Park; Seh-Woong Jeong;
 Signal Processing Systems, 2003. SIPS 2003. IEEE Workshop on
 27-29 Aug. 2003 Page(s):57 - 62
[AbstractPlus](#) | Full Text: [PDF](#)(363 KB) IEEE CNF
- ☐ **31. Local scheduling techniques for memory coherence in a clustered VLIW processor with a distributed**
 Gibert, E.; Sanchez, J.; Gonzalez, A.;
 Code Generation and Optimization, 2003. CGO 2003. International Symposium on
 23-26 March 2003 Page(s):193 - 203
[AbstractPlus](#) | Full Text: [PDF](#)(294 KB) IEEE CNF



32. Using a victim buffer in an application-specific memory hierarchy

Chuanjun Zhang; Vahid, F.;

Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings
Volume 1, 16-20 Feb. 2004 Page(s):220 - 225 Vol.1

AbstractPlus | Full Text: PDF(234 KB) | DOI: 10.1002/1522-2675(200101)23:1<10::AID-HLCA10>3.0.CO;2-1



33. A CMOS 32b microprocessor with on-chip cache and transmission lookahead buffer

Kadota, H.; Miyake, J.; Okabayashi, I.; Maeda, T.; Okamoto, T.; Takagi, Y.; Kagawa, K.; Ichinohe, E.;

Solid-State Circuits Conference. Digest of Technical Papers. 1987 IEEE International
Volume XXX, Feb 1987 Page(s):36 - 37

[AbstractPlus](#) | [Full Text: PDF\(624 KB\)](#) [IEEE: CNF](#)



34. Overview of the PIPE processor implementation

Farrens, M.K.; Pleszkun, A.R.;

System Sciences, 1991. Proceedings of the Twenty-Fourth Annual Hawaii International Conference on
Volume i, 8-11 Jan. 1991 Page(s):433 - 443 vol.1

[AbstractPlus](#) | [Full Text: PDF\(860 KB\)](#) [IEEE Xplore](#)



Indexed by
INSPEC

[Help](#) [Contact Us](#) [Privac](#)

© Copyright 2008 by